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Abstract An important function of the bus voltage con-
troller of voltage-source inverters (VSI) for distributed
generation (DG) applications is to control the balance be-
tween ac and dc power. Nevertheless is the bus voltage
controller not the critical part of the control of the VSI.
Therefore it is justified that little attention is paid to the
design of this bus voltage controller what can be seen in
literature. However, this controller can (negatively) influ-
ence the behaviour of the VSI. In three-phase systems a
ripple can exist in the bus voltage due to unbalance or har-
monics present in the grid voltage or current. This rip-
ple can interact with the bus voltage controller which can
have negative consequences on the injected current. Also
the timing of updating the output of the bus voltage con-
troller can have consequences on the waveform distortion
which can result in oscillations. In this paper the focus is
on the timing of updating. An overview of three possible
bus voltage controllers is given. The response of the differ-
ent implementations of dc-bus voltage controllers during a
transient is simulated.
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1. Introduction
An important function of the dc-bus voltage controller of
VSI for DG applications is to control the balance between
the power at the grid-side and the power at the dc side. The
dc-bus voltage controller outputs the fundamental input
conductance which results in the reference current. The
bus voltage controller is not the critical part of the control
of the VSI because balancing the input and output power
is a slow process and the (large) capacitor at the dc-bus
serves as a buffer. Therefore it is justified that little at-
tention is paid to the design of this bus voltage controller
which can be seen in literature [?,1–9]. However this con-
troller can (negatively) influence the behaviour of the VSI.
For three-phase systems under symmetric operation (three-
phase symmetrical voltage and current) there is no ripple
at the dc-bus voltage as opposed to single-phase systems
where a ripple at double grid frequency exists. If an unbal-
ance (in voltage or current) or harmonics are present in a
three-phase system, a ripple occurs at the dc-bus voltage.
This ripple can interact with the bus voltage controller if
it was not designed to handle a distortion in the dc-bus
voltage [10]. The interaction can result in harmonics in
the injected current. The bus voltage controller is usu-
ally a PI-controller with a randomly chosen sample fre-
quency [2], [11–14]. The sample frequency is usually cho-
sen low in order to reduce the effect of ripple on the bus
voltage. By choosing a low sample frequency the response
of the bus voltage controller will also be slow. This can
result in high over- or undervoltages of the bus voltage in
case of severe faults. Another method to improve the rip-
ple rejection is to sample at the zero-crossings of the rip-
ple. By doing so the ripple becomes a hidden oscillation
for the bus voltage controller [15]. In [16] and [17] a low
pass filter is used to filter out the ripple. Adding a low pass
filter degrades the transient response of the dc-bus voltage
control and causes a larger variation of dc-bus voltage in
the transient state.
Another aspect of the bus voltage controller is the timing
of updating the output. The output of the bus voltage con-
troller can be synchronised with the zero-crossings of a
phase voltage [?, 1–9]. This method will result in a step in
the amplitude in the other two phases of the injected cur-
rent if the output is changed due to a transient in the power
balance. This step in the amplitude will negatively influ-
ence the grid voltage. This can be prevented by changing
the timing of updating the output of the bus voltage con-
troller.
A balance has to be found between the reaction speed of
the bus voltage controller and the resistance against varia-
tions of bus voltage on the bus voltage controller. Increas-
ing the reaction speed by increasing the sample and update
frequency of the bus voltage controller can lead to harmon-
ics in the injected current in case of unbalance or harmon-
ics in the grid voltage or current. The timing of updating
the output of the bus voltage controller can also be impor-
tant. In the following the emphasis will be placed on the
timing of updating.
This paper will address three different bus voltage con-
trollers:
• 100 Hz bus voltage controller
• 100 Hz bus voltage controller with delayed updates at
the zero-crossing of the grid voltage
• 1 kHz bus voltage controller
The advantages and disadvantages of the different bus volt-
age controllers will be given. The transient behaviour of
these three bus voltage controllers will also be studied.
2. The Voltage Source Inverter
There are two possibilities to interface the DG connected
inverter to a three-phase four-wire system, which is typi-
cally the topology of a low-voltage distribution network.
One possibility is to have a three-wire inverter which is
connected to the four-wire system by means of a ∆/Yg iso-
lation transformer. Since the isolation transformer is heavy
and expensive, it is not desired in many applications. The
second possibility is using a transformerless four-wire in-
verter.
There are generally two types of four-wire inverter topolo-
gies: three-leg with split dc bus and four-leg. The three-
phase three-leg inverter with split dc-bus enables to imple-
ment a three-phase four-wire system with a neutral point.
Compared to a three-phase three-wire system, it does not
require the isolation transformer to create a neutral point
and it provides three-dimensional control. Compared to a
three-phase four-leg topology, it saves two power switches
and also reduces control complexity. A disadvantage of
this topology is that the dc-bus capacitors have to be over-
sized because harmonic current can flow through these ca-
pacitors into the neutral wire.
Fig. 1 depicts the topology of the three-phase neutral-point
clamped voltage-source inverter. The three-phase three-leg
inverter has a split dc-bus where the top and bottom halves
of the dc-bus are assumed to be evenly distributed such
that half of the dc-bus voltage is over each capacitor. The
dc-bus can be energized by a (small) DG-unit, like fuel
cells, photovoltaic devices and wind turbines. The inverter
outputs are connected to a three-phase second order L-C
filter which attenuates high frequency components result-
ing from switching.
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Figure 1: Topology of the three phase neutral-point-
clamped voltage-source inverter
3. The Control Strategy
The control strategy for the three-phase neutral-point-
clamped voltage-source inverter is depicted in Fig. 2. The
dc-bus voltage controller provides the balance between the
ac and the dc-bus power. The output of the bus voltage
controller is the fundamental input conductance g1 at the
ac-side of the inverter. The input conductance is multi-
plied with the fundamental component of the grid voltage
which results in the reference current. By doing so, the
inverter provides a sinusoidal current. The phase angle of
the fundamental component of the grid voltage is obtained
by using a Phase Locked Loop (PLL).
The design of the current controller is based on the Z-
domain model of the inverter instead of the frequently used
Laplace-domain model. The sampling of the signals and
the dynamics of the pulse-width modulator are more ac-
curately described by using a Z-model which results in a
better controller. The bandwidth of the current controller
is 2 kHz which allows to track the 50 Hz reference current
perfectly. The output of the current controller is added to
the output of the duty-ratio feed-forward. The duty-ratio
feed-forward branch is added to obtain a better disturbance
rejection [18]. The result of this summation is the input of
the PWM modulator which outputs the switching-signals
for the inverter.
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Figure 2: Control strategy for the three-phase neutral-
point-clamped voltage-source inverter
4. Theoretical Model
In order to design the voltage controller, the transfer func-
tion of the input conductance to the output voltage has to
be derived. This transfer function enables to design the
output voltage controller in the Z-domain. Fig. 3 depicts
the model which is used to derive the transfer function of
the input conductance to the output voltage. The instanta-
neous power p1(t) is given by:
p1(t) = vg,a(t) iL,a(t)− L2
di2L,a(t)
dt
+vg,b(t) iL,b(t)− L2
di2L,b(t)
dt
+vg,c(t) iL,c(t)− L2
di2L,c(t)
dt
(1)
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Figure 3: Model to derive the transfer function of the input
conductance to the output voltage
The dc-power is given by:
p2(t) = pdc(t)− Cdc2
dv2dc(t)
dt
(2)
The relationship between input and output power is given
by:
p1(t) = η p2(t) (3)
where η is the efficiency of the inverter.
It can be assumed that the zero sequence component of
the injected current is very small which results in that the
power in the neutral can be neglected. The control strategy
which is used (cf Fig. 2) validates the assumption that the
zero sequence component of the injected current can be
neglected.
It is assumed that the current control works perfectly, such
that the following relationship can be justified:
iL,x(t) ≈ g1(t) vg,x(t) (4)
with x= phase a, b or c.
Equations (1)–(4) result in the following differential equa-
tion:
g1(t) v2g,a(t)−
L
2
d(g1(t) vg,a(t))2
dt
+g1(t) v2g,b(t)−
L
2
d(g1(t) vg,b(t))2
dt
+g1(t) v2g,c(t)−
L
2
d(g1(t) vg,c(t))2
dt
= η pdc(t)− η Cdc2
dv2dc(t)
dt
(5)
In small-signal analysis each variable can be written as the
summation of the steady-state value and a small excursion
from this steady-state:
vg,x=Vg,x + vˆg,x iL,x=Ig,x + iˆg,x
vdc=Vdc + vˆdc pdc=Pdc + pˆdc
g1=G1 + gˆ1.
where capitals are used for steady-state values and hatted
small letters for small excursions from steady-state. The
grid voltage in phase a, Vg,a(t), in steady-state can be writ-
ten as:
Vg,a(t) =
√
2 Vg,rms sin(ω t) (6)
where Vg,rms is the rms-value of the nominal amplitude of
the grid voltage.
The small signal equation of (5) is obtained by subtracting
the equilibrium of equation (3) with equation (5) which
results in:
2 G1 [Vg,a(t) vˆg,a(t) + Vg,b(t) vˆg,b(t)
+Vg,c(t) vˆg,c(t)] + 3 V 2g,rms gˆ1(t)
−6 L
2
G1 V
2
g,rms
dgˆ1(t)
dt
− 2 L
2
G21 Vg,a(t)
dvˆg,a(t)
dt
−2 L
2
G21 Vg,b(t)
dvˆg,b(t)
dt
− 2 L
2
G21Vg,c(t)
dvˆg,c(t)
dt
−L G21 vˆg,a(t)
dVg,a(t)
dt
− L G21 vˆg,b(t)
dVg,b(t)
dt
−L G21 vˆg,c(t)
dVg,c(t)
dt
= η pˆdc(t)− η Cdc d(Vdc(t) vˆdc(t))dt (7)
A ripple on the bus voltage can cause the bus voltage con-
troller to inject a current containing harmonics. In order
to avoid this, the bandwidth of the voltage controller is set
low. Averaging equation (7) over one period of the grid
voltage is justified because the bandwidth of the voltage
controller is small (25 - 100 Hz). When the bandwidth
is larger, this averaging is no longer justified. The result-
ing equation will then have terms in vˆg,a(t), vˆg,b(t) and
vˆg,c(t) which are disturbances for the process “input con-
ductance to the output voltage”. When tuning a bus voltage
controller having a larger bandwidth, care should be taken
that the phase margin of the PI controller is large enough
such that the process is stable under all conditions.
The averaging of equation (7) over one period of the grid
voltage results in the elimination of the terms in Vg,x(t):
3 V 2g,rms gˆ1(t)− 6
L
2
G1 V
2
g,rms
dgˆ1(t)
dt
= η pˆdc(t)− η Cdc d(Vdc(t) vˆdc(t))dt (8)
In the Laplace domain, equation (8) can be written as:
vˆdc(s) =
3 V 2g (s L G1 − 1)
s η Cdc Vdc
gˆ1(s)
+
1
s η Cdc Vdc
pˆdc(s) (9)
This results in the transfer function of the input conduc-
tance to the output voltage (in per unit):
vˆ#dc(s)
gˆ1
#(s)
=
3 V 2g
η Cdc Vdc
1
V refdc Z
ref
s L G1 − 1
s
(10)
The zero s = 1/(L G1) can be neglected because it is
situated at very high frequency (15 kHz) compared to the
desired bandwidth of the output voltage controller (25 -
100 Hz). By neglecting this zero, the transfer function of
the input conductance to output voltage (in per unit) can
be written as:
vˆ#dc(s)
gˆ1
#(s)
=
−3 V 2g
sηCdcVdc
1
V refdc Z
ref
≡ −1
τvs
(11)
with
τv =
ηCdcVdcV
ref
dc Z
ref
3V 2g
(12)
The open loop transfer function of the output voltage con-
troller in the Z-domain can now be written as:
Gtot(z) =
Tb,v
2 τv
z + 1
z (z − 1) (13)
where Tb,v is the sample period of the output voltage con-
troller.
This transfer function can be used to tune the PI-controller
of the bus voltage controller. The step response of the bus
voltage controller is optimised by tuning the PI-controller
using Sisotool in Matlab.
5. The DC-bus Voltage Controller
In the following section an overview of the different bus
voltage controllers is given. In order to test the different
bus voltage controllers, the following experiment is done.
At t=220 ms the DG power is reduced from 2 kW to 660 W
during 40 ms. At t=260 ms the DG power is restored to
1 kW.
A. 100 Hz bus voltage controller
A first possibility for a bus voltage controller is the 100 Hz
bus voltage controller. This bus voltage controller samples
the bus voltage at a frequency of 100 Hz. The output of this
controller is updated every 10 ms and is synchronized with
the zero-crossings of the fundamental voltage of phase a.
The current of phase a is changed at the zero-crossings in
order to minimize the waveform distortion due to the up-
dates of g1 at the zero-crossings [15]. When the output of
the bus voltage controller changes due to a transient in the
power balance, there will be a step in the current of phase
b and c which may result in oscillations. These oscillations
can become significant if the grid has a low resistance.
Fig. 4 depicts the response of the bus voltage controller
during the test. A step in the current in phase b and c can
be seen. The oscillations caused by the step in the current
result in a distorted current.
The low frequency of the voltage controller (100 Hz) re-
sults in a slow response and in high over- or undervoltages
of the bus voltage in case of severe faults.
B. 100 Hz bus voltage controller with delayed
updates at the zero-crossing of the grid volt-
age
To improve the bus voltage controller of §A.. The refer-
ence value for the current in every phase is updated with
the zero-crossings of the respective fundamental voltage.
So when the input conductance changes, the reference val-
ues of the current in phase a, b and c will alternatively be
updated. This has a beneficial effect on the current wave-
form. In contrast to the bus voltage controller of §A. there
will be no distortion in the current.
Fig. 5 depicts the response of the bus voltage controller
during the experimental test. It can be seen that there are
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Figure 4: The grid voltage, grid current and bus voltage
using the classical 100 Hz bus voltage controller. At t=220
ms the DG power is reduced from 2 kW to 660 W during
40 ms.
no steps in the reference currents in contrast to Fig. 4. The
changes in amplitude at the zero-crossings can be noticed
in Fig. 5(b).
The sample frequency of the bus voltage controller with
delayed updates is the same as the sample frequency of the
bus voltage controller of A., namely 100 Hz. The response
of the present voltage controller will not be faster in case
of severe faults.
C. 1 kHz bus voltage controller
A third possiblity is the 1 kHz bus voltage controller. This
controller takes samples of the bus voltage at a frequency
of 1 kHz. The output of the voltage controller is also up-
dated at 1 kHz.
Fig. 6 depicts the response of the bus voltage controller
during the experimental test. In Fig. 6(b) it can be seen
that there are oscillations in the current caused by a step in
the reference current.
This bus voltage controller has a fast response but is sensi-
tive to distortions in the bus voltage caused by harmonics
or unbalance in the grid [10]. An oscillation in the bus volt-
age can result in the introduction of unwanted harmonics
in the current.
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Figure 5: The grid voltage, grid current and bus voltage
using the “100 Hz bus voltage controller with delayed up-
dates at the zero-crossing of the grid voltage”. At t=220
ms the DG power is reduced from 2 kW to 660 W during
40 ms.
6. Conclusion
An important function of the bus voltage controller of
voltage-source inverters for distributed generation appli-
cations is to control the balance between the ac and the dc
power. In three-phase systems a ripple can exist in the bus
voltage due to unbalance or harmonics present in the grid
voltage or current. This ripple can interact with the bus
voltage controller which can have negative consequences
for the injected current. In case of severe faults the bus
voltage controller has to be able to react fast so high under-
and overvoltages are avoided. The timing of updating the
output of the bus voltage controller is also important be-
cause it can have consequences on the waveform distor-
tion. In this paper the focus is on the timing of updating.
A overview of three different bus voltage controller imple-
mentations is given and their response on a sudden tran-
sient is simulated.
The “100 Hz bus voltage controller” has a low bandwidth,
such that the voltage controller does not respond to a dou-
ble frequency ripple which can be present in the bus volt-
age. However this bus voltage controller has a slow re-
sponse so severe faults can lead to high under- or overvolt-
ages. During transients there will be a step in the current
v g
(t
)
t
0.22 0.23 0.24 0.25 0.26 0.27 0.28 0.29 0.3
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
(a) The grid voltage
i g
(t
)
t
0.22 0.23 0.24 0.25 0.26 0.27 0.28 0.29 0.3
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
(b) The grid current
v d
c
(t
)
t
0.22 0.23 0.24 0.25 0.26 0.27 0.28 0.29 0.3
0.85
0.9
0.95
1
(c) The bus voltage
Figure 6: The grid voltage, grid current and bus voltage
using the “1 kHz bus voltage controller”. At t=220 ms the
DG power is reduced from 2 kW to 660 W during 40 ms.
which may result in oscillations. These oscillations can
become significant if the grid has a low resistance.
The second bus voltage controller is the “100 Hz bus volt-
age controller with delayed updates at the zero-crossing of
the grid voltage” which also has a low bandwidth and a
slow response in case of severe faults. The delayed up-
dates at the zero-crossing of the grid voltage result in a
distortion-free current so there will not be oscillations in
the grid current.
The third and last bus voltage controller is the “1 kHz bus
voltage controller” which has a high bandwidth. This re-
sults in a fast response in case of faults. An unbalance or
harmonics in the grid voltage or current will result in har-
monic components in the injected current because the bus
voltage controller will react on the ripple in the bus volt-
age.
Each bus voltage controller has advantages and disadvan-
tages and the optimal controller will differ depending on
the application.
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